Gate sizing is a fundamental technique in VLSI design, where the dimensions of transistors and gates are carefully adjusted to achieve optimal performance, minimise power consumption and reduce delay.

Concerns about the power consumed by semiconductors has been on the rise for the past couple of decades, but what can we expect to see coming in terms of analysis and automation from EDA companies, ...