Abstract: The tutorial overviews the basics of digital fractional-N phase-locked-loop architectures and their design principles from the signal-processing level down to circuit design. We will examine ...

"IEEE.tv is an excellent step by IEEE. This will pave a new way in knowledge-sharing and spreading ideas across the globe." ...

The 74HC/HCT4046A are phase-locked loop (PLL) with linear voltage-controlled oscillator (VCO) CMOS device having pins suited to 4046 in a 4000B series. These devices comply to JEDEC standard no. 7A.

As clock speeds and communication channels run at ever higher frequencies, engineers who have previously had little need to consider clock jitter and phase noise are finding that they need to increase ...