Abstract: A multiple-time programmable (MTP) twin-bit memory cell with metal floating gate coupled by n-well program gate is proposed and implemented by standard CMOS logic processes. Equipped with ...