IEEE

Low-Latency Fpga Architecture for Deep Learning-Based License Plate Recognition

Abstract: This paper presents a hardware/software (HW/SW) co-design approach for real-time digit recognition using deep neural networks (DNNs) on an FPGA platform. The system is validated in CPU ...