I design in HDL for FPGAs (and rarely ASICs). Unfortunately for me, verification and system-level design languages are going down the "object" path (SystemC, System Verilog, etc.) So it's past time ...

eWEEK content and product recommendations are editorially independent. We may make money when you click on links to our partners. Learn More. Object-oriented programming concepts have become accepted ...