Abstract: A fractional-N phase-locked loop (PLL) with cascaded architecture is presented. Compared to the conventional cascaded PLL, an auxiliary multi-modulus divider (MMD) is added between the first ...
一些您可能无法访问的结果已被隐去。
显示无法访问的结果一些您可能无法访问的结果已被隐去。
显示无法访问的结果