Abstract: As CMOS technology continues to scale, the associated reduction in device reliability margins has made accurate reliability evaluation a critical component of digital circuit design.

Abstract: Due to ultra-low power consumption, demand of reversible logic has been increased. In this article, primary intention is to not to increase the garbage output, area and delay to introduce ...